PTO/SB/96 (09-06)
Approved for use through 03/31/2007, OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

STATEMENT UNDER 37 CFR	3.73(b)
Applicant/Patent Owner: Hung T. Nguyen, et al.	
Application No./Patent No.: <u>6,871,247</u> Filed/Issue Date: <u>3/2</u>	2/2005
Entitled: Method for Grouping Non-Interruptible Instructions Prior to H	landling an Interrupt Request
	corporation, partnership, university, government agency, etc.)
states that it is: 1. $\boxed{\chi}$ the assignee of the entire right, title, and interest; or	
an assignee of less than the entire right, title and interest (The extent (by percentage) of its ownership interest is%)	
in the patent application/patent identified above by virtue of either:	
A An assignment from the inventor(s) of the patent application/patent ider in the United States Patent and Trademark Office at Reel 018639 thereof is attached. OR	ntified above. The assignment was recorded, Frame _0192, or for which a copy
B. A chain of title from the inventor(s), of the patent application/patent ider	ntified above, to the current assignee as follows:
To: The document was recorded in the United States Patent and Tr. Reel, Frame, or for which From: The document was recorded in the United States Patent and Tr. Reel, Frame, or for which	a copy thereof is attached. ademark Office at
3. From: To:	
The document was recorded in the United States Patent and Transcription. Frame, or for white	ich a copy thereof is attached.
Additional documents in the chain of title are listed on a supplement	al sheet,
☐ As required by 37 CFR 3.73(b)(1)(i), the documentary evidence of the classignee was, or concurrently is being, submitted for recordation pursuant to	
[NOTE: A separate copy (i.e., a true copy of the original assignment doct Division in accordance with 37 CFR Part 3, to record the assignmen 302.08]	ument(s)) must be submitted to Assignment tin the records of the USPTO. <u>See</u> MPEP
The undersigned (whose title is supplied below) is authorized to act on behalf	of the assignee.
/J. Joel Justiss/	February 2, 2007
Signature	Date
J. Joel Justiss Printed or Typed Name	972-480-8800 Telephone Number
••	
Attorney for Applicant Title	

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing burden, should be sent to the Chief Information Officer, U.S. Petent and Tracelerank Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, V.A. 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNDER SECRETARY OF COMMERCE FOR INTELLECTUAL PROPERTY AND DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE

JANUARY 03, 2007

PTAS

PRASAD KALLURI 500 NORTH CENTRAL EXPRESSWAY SUITE 430 PLANO, TX 75074

> UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 571-272-3350. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, MAIL STOP: ASSIGNMENT SERVICES BRANCH, P.O. BOX 1450, ALEXANDRIA, VA 22313.

RECORDATION DATE: 11/09/2006

REEL/FRAME: 018639/0192

NUMBER OF PAGES: 8

BRIEF: SALE

ASSIGNOR:

LSI LOGIC CORPORATION

DOC DATE: 06/30/2006

ASSIGNEE:

VERISILICON HOLDINGS (CAYMAN ISLANDS) CO. LTD. 4699 OLD IRONSIDE DRIVE SUITE 270 SANTA CLARA, CALIFORNIA 95054

SERIAL NUMBER: 08528509 PATENT NUMBER: 5900025

FILING DATE: 09/12/1995 ISSUE DATE: 05/04/1999

TITLE: PROCESSOR HAVING A HIERARCHICAL CONTROL REGISTER FILE AND METHODS

FOR OPERATING THE SAME

SERIAL NUMBER: 08440993 FILING DATE: 05/15/1995
PATENT NUMBER: 5966529 ISSUE DATE: 10/12/1999

TITLE: PROCESSOR HAVING AUXILIARY OPERAND REGISTER FILE AND COMPLEMENTARY ARRANGEMENTS FOR NON-DISRUPTIVELY PERFORMING ADJUNCT EXECUTION

SERIAL NUMBER: 08845817 FILING DATE: 04/29/1997
PATENT NUMBER: 5987603 ISSUE DATE: 11/16/1999
TITLE: APPARATUS AND METHOD FOR REVERSING BITS USING A SHIFTER

 SERIAL NUMBER:
 08841415
 FILING DATE:
 04/22/1997

 PATENT NUMBER:
 5987638
 ISSUE DATE:
 11/16/1999

TITLE: APPARATUS AND METHOD FOR COMPUTING THE RESULT OF A VITERBI EQUATION IN A SINGLE CYCLE

SERIAL NUMBER: 08401411 FILING DATE: 03/09/1995
PATENT NUMBER: 6081880 ISSUE DATE: 06/27/2000

TITLE: PROCESSOR HAVING A SCALABLE, UNI/MULTI-DIMENSIONAL, AND VIRTUALLY/PHYSICALLY ADDRESSED OPERAND REGISTER FILE

 SERIAL NUMBER:
 09096409
 FILING DATE:
 06/11/1998

 PATENT NUMBER:
 6061876
 ISSUE DATE:
 05/16/2000

TITLE: TEXTILE RECYCLING MACHINE

 SERIAL NUMBER:
 09235417
 FILING DATE:
 01/20/1999

 PATENT NUMBER:
 6523055
 ISSUE DATE:
 02/18/2003

TITLE: CIRCUIT AND METHOD FOR MULTIPLYING AND ACCUMULATING THE SUM OF TWO PRODUCTS IN A SINGLE CYCLE

SERIAL NUMBER: 09467939 FILING DATE: 12/21/1999
PATENT NUMBER: 6622154 ISSUE DATE: 09/16/2003

TITLE: ALTERNATE BOOTH PARTIAL PRODUCT GENERATION FOR A HARDWARE MULTIPLIER

 SERIAL NUMBER:
 09847849
 FILING DATE:
 04/30/2001

 PATENT NUMBER:
 6687773
 ISSUE DATE:
 02/03/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS MASTER

SERIAL NUMBER: 09993431 FILING DATE: 11/05/2001 PATENT NUMBER: 6715038 ISSUE DATE: 03/30/2004

TITLE: EFFICIENT MEMORY MANAGEMENT MECHANISM FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 09847850 FILING DATE: 04/30/2001
PATENT NUMBER: 6789153 ISSUE DATE: 09/07/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS SLAVE

SERIAL NUMBER: 10028898 FILING DATE: 12/20/2001
PATENT NUMBER: 6813704 ISSUE DATE: 11/02/2004

TITLE: CHANGING INSTRUCTION ORDER BY REASSIGNING ONLY TAGS IN ORDER TAG

FIELD IN INSTRUCTION QUEUE

FILING DATE: 11/08/2001 SERIAL NUMBER: 10007555 PATENT NUMBER: 6871247 ISSUE DATE: 03/22/2005 TITLE: MECHANISM FOR SUPPORTING SELF-MODIFYING CODE IN A HARVARD ARCHITECTURE DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION

SERIAL NUMBER: 09924178 FILING DATE: 08/07/2001 PATENT NUMBER: 6889318 ISSUE DATE: 05/03/2005

TITLE: INSTRUCTION FUSION FOR DIGITAL SIGNAL PROCESSOR

SERIAL NUMBER: 10310234 FILING DATE: 12/05/2002 PATENT NUMBER: 6922760 ISSUE DATE: 07/26/2005 TITLE: DISTRIBUTED RESULT SYSTEM FOR HIGH-PERFORMANCE WIDE-ISSUE SUPERSCALAR PROCESSOR

SERIAL NUMBER: 10701775 PATENT NUMBER: 6956788 FILING DATE: 11/05/2003 ISSUE DATE: 10/18/2005

TITLE: ASYNCHRONOUS DATA STRUCTURE FOR STORING DATA GENERATED BY A DSP

SYSTEM

SERIAL NUMBER: 09975677
PATENT NUMBER: 6959376 FILING DATE: 10/11/2001 ISSUE DATE: 10/25/2005

TITLE: INTEGRATED CIRCUIT CONTAINING MULTIPLE DIGITAL SIGNAL PROCESSORS

SERIAL NUMBER: 09972404 PATENT NUMBER: 6961844 FILING DATE: 10/05/2001 ISSUE DATE: 11/01/2005 TITLE: SYSTEM AND METHOD FOR EXTRACTING INSTRUCTION BOUNDARIES IN A

FETCHED CACHELINE, GIVEN AN ARBITRARY OFFSET WITHIN THE CACHELINE

SERIAL NUMBER: 09901455 FILING DATE: 07/09/2001 PATENT NUMBER: 6963961 ISSUE DATE: 11/08/2005

TITLE: INCREASING DSP EFFICIENCY BY INDEPENDENT ISSUANCE OF STORE ADDRESS AND DATA

FILING DATE: 10/22/2002 SERIAL NUMBER: 10277341 PATENT NUMBER: 6968430 ISSUE DATE: 11/22/2005

TITLE: CIRCUIT AND METHOD FOR IMPROVING INSTRUCTION FETCH TIME FROM A

CACHE MEMORY DEVICE

SERIAL NUMBER: 10408387 FILING DATE: 04/07/2003 PATENT NUMBER: 6973630 ISSUE DATE: 12/06/2005 TITLE: SYSTEM AND METHOD FOR REFERENCE-MODELING A PROCESSOR

FILING DATE: 10/26/2001 SERIAL NUMBER: 10047515 PATENT NUMBER: 6976156 ISSUE DATE: 12/13/2005

TITLE: PIPELINE STALL REDUCTION IN WIDE ISSUE PROCESSOR BY PROVIDING MISPREDICT PC QUEUE AND STAGING REGISTERS TO TRACK BRANCH INSTRUCTIONS IN PIPELINE

SERIAL NUMBER: 09993114 FILING DATE: 11/05/2001

ISSUE DATE: PATENT NUMBER:

TITLE: MECHANISM AND METHOD FOR IDENTIFYING AND TRACKING CONDITIONAL INSTRUCTIONS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10002817 FILING DATE: 11/02/2001
PATENT NUMBER: 7013382 ISSUE DATE: 03/14/2006

TITLE: MECHANISM AND METHOD FOR REDUCING PIPELINE STALLS BETWEEN NESTED CALLS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10007498 FILING DATE: 11/13/2001

PATENT NUMBER: ISSUE DATE:

TITLE: PIPELINED MULTIPLY-ACCUMULATE UNIT AND OUT-OF-ORDER COMPLETION
LOGIC FOR A SUPERSCALAR DIGITAL SIGNAL PROCESSOR AND METHOD OF
OPERATION THEREOF

SERIAL NUMBER: 10066147 FILING DATE: 10/26/2001
PATENT NUMBER: 7107433 ISSUE DATE: 09/12/2006

TITLE: MECHANISM FOR RESOURCE ALLOCATION IN A DIGITAL SIGNAL PROCESSOR BASED ON INSTRUCTION TYPE INFORMATION AND FUNCTIONAL PRIORITY AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066150 FILING DATE: 10/26/2001
PATENT NUMBER: 7085916 ISSUE DATE: 08/01/2006
TITLE REPLICION PREFETCH MECHANISM EMPLOYING SELECT

TITLE: EFFICIENT INSTRUCTION PREFETCH MECHANISM EMPLOYING SELECTIVE VALIDITY OF CACHED INSTRUCTIONS FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10231948 FILING DATE: 08/30/2002 PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EXECUTING SOFTWARE PROGRAM INSTRUCTIONS USING A CONDITION SPECIFIED WITHIN A CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256410 FILING DATE: 09/27/2002 PATENT NUMBER: 7020765 ISSUE DATE: 03/28/2006

TITLE: MARKING QUEUE FOR SIMULTANEOUS EXECUTION OF INSTRUCTIONS IN CODE BLOCK SPECIFIED BY CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256864 FILING DATE: 09/27/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR COOPERATIVE EXECUTION OF MULTIPLE BRANCHING INSTRUCTIONS IN A PROCESSOR

SERIAL NUMBER: 10262414 FILING DATE: 09/30/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EFFICIENT EXECUTION OF LOAD/STORE WITH UPDATE INSTRUCTIONS BY CONDITIONAL UPDATE OF A POINTER

 SERIAL NUMBER:
 10277339
 FILING DATE:
 10/22/2002

 PATENT NUMBER:
 7103757
 ISSUE DATE:
 09/05/2006

TITLE: SYSTEM, CIRCUIT, AND METHOD FOR ADJUSTING THE PREFETCH INSTRUCTION RATE OF A PREFETCH UNIT

SERIAL NUMBER: 10279344 FILING DATE: 10/24/2002

PATENT NUMBER: ISSUE DATE:

TITLE: IN-CIRCUIT EMULATION DEBUGGER AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10299532 FILING DATE: 11/18/2002

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR HAVING A UNIFIED REGISTER FILE WITH MULTIPURPOSE
REGISTERS FOR STORING BOTH ADDRESS AND DATA REGISTER VALUES, A
PROCESSOR HAVING AN INSTRUCTION DECODER AND AN ASSOCIATED REGISTER
MAPPING METHOD

SERIAL NUMBER: 10303610 FILING DATE: 11/25/2002

PATENT NUMBER: ISSUE DATE:

TITLE: METHOD FOR GROUPING NON-INTERRUPTIBLE INSTRUCTIONS PRIOR TO HANDLING AN INTERRUPT REQUEST

SERIAL NUMBER: 10396265 FILING DATE: 03/25/2003

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EVALUATING AND EFFICIENTLY EXECUTING CONDITIONAL INSTRUCTIONS

SERIAL NUMBER: 10420581 FILING DATE: 04/22/2003
PATENT NUMBER: 7028197 ISSUE DATE: 04/11/2006
TITLE: SYSTEM AND METHOD FOR ELECTRICAL POWER MANAGEMENT IN A DATA

PROCESSING SYSTEM USING REGISTERS TO REFLECT CURRENT OPERATING CONDITIONS

CONDITIONS

SERIAL NUMBER: 10437485 FILING DATE: 05/14/2003
PATENT NUMBER: 7079147 ISSUE DATE: 07/18/2006

PATENT NUMBER: 7079147 ISSUE DATE: 07/18/2006

TITLE: SYSTEM AND METHOD FOR COOPERATIVE OPERATION OF A PROCESSOR AND COPROCESSOR

SERIAL NUMBER: 10603303 FILING DATE: 06/25/2003
PATENT NUMBER: 7051146 ISSUE DATE: 05/23/2006
TITLE: DATA PROCESSING SYSTEMS INCLUDING HIGH PERFORMANCE BUSES AND

INTERFACES, AND ASSOCIATED COMMUNICATION METHODS

SERIAL NUMBER: 10613128 FILING DATE: 07/03/2003
PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR AND METHOD FOR CONVOLUTIONAL DECODING

SERIAL NUMBER: 10844941 FILING DATE: 05/13/2004

PATENT NUMBER: ISSUE DATE:

TITLE: HARDWARE LOOPING MECHANISM AND METHOD FOR EFFICIENT EXECUTION OF

DISCONTINUITY INSTRUCTIONS

SERIAL NUMBER: 11006102 FILING DATE: 12/07/2004

PATENT NUMBER: ISSUE DATE:

TITLE: FOUR ISSUE QUAD LOAD/ STORE MULTIPLY-ACCUMULATE UNIT FOR A DIGITAL

SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERTAL NUMBER: 11081424 FILING DATE: 03/16/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SINGLE-ISSUE DIGITAL SIGNAL PROCESSOR ARCHITECTURE HAVING BACKWARDS-

COMPATIBLE INSTRUCTION SET AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11083575 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11083646 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11128740 FILING DATE: 05/13/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR REDUCING THE ADDRESSABLE MEMORY REQUIRED TO EXECUTE A COMPUTER PROGRAM

SERIAL NUMBER: 11222533 FILING DATE: 09/09/2005

PATENT NUMBER: ISSUE DATE:

TITLE: BRANCH PREDICTOR FOR A PROCESSOR AND METHOD OF PREDICTING A CONDITIONAL BRANCH

SERIAL NUMBER: 11246595 FILING DATE: 10/07/2005

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR IMPLEMENTING CONDITIONAL EXECUTION AND INCLUDING A SERIAL OUEUE

SERIAL NUMBER: 11273679 FILING DATE: 11/14/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR SIMULTANEOUSLY EXECUTING MULTIPLE CONDITIONAL

EXECUTION INSTRUCTION GROUPS

MARY BENTON, EXAMINER ASSIGNMENT SERVICES BRANCH PUBLIC RECORDS DIVISION

11-1	3-2006		
Form PTO-1595 (Rev. 07/05) OMB No. 0851-0027 (exp. 6/30/2008)	S, DEPARTMENT OF COMMERCE et Glates Patent and Trademark Office		
103:	335451		
	ase record the attached documents or the new address(es) below.		
1. Name of conveying party(ies)	2. Name and address of receiving party(les)		
LSI Logic Corporation	Name: Verisitoon Holdings (Osymen Islands) Co. (Ltd.		
1621 Barber Lane M/S D-108	Internal Address: Sulle 270		
Milnitas, CA 95035			
Additional name(s) of conveying party(ses) attached? Yes No. 3. Nature of conveyance/Execution Date(s):			
	Street Address: 4597 Old inviside Drive,		
Execution Date(s) June 30, 2008 Assignment Merger			
	City: Santa Clara		
Security Agreement Change of Name			
Joint Research Agreement Government Interest Assignment	State: California		
Executive Order 9424, Confirmatory License	Country: USA Zip:85064		
Other sale			
	Additional name(s) & address(es) attached? Yes X No document is being filed together with a new application.		
A. Patent Application No.(s)	B. Patent No.(2)		
Additional numbers attached?			
concerning document should be mailed:	involved:		
Name: Prased Kalturi	7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2,080.00		
Internal Address: Sulla 450	Authorized to be charged by credit card		
	Authorized to be charged to deposit account		
Street Address: 500 North Control Expressway	Enclosed		
	None required (government interest not affecting tibe)		
City: Plano	8. Payment Information		
**************************************	a. Credit Card Last 4 Numbers		
State: Texas Zip:75074	Expiration Date		
Phone Number: 872-244-5130	b. Deposit Account Number 08-2395		
Fax Number: 972-244-5101	Authorized User Name David H. Hitt		
Email Address: prased.keltal@veristicon.com			
9. Signature:	Nov 8, 2006		
Signature Signature Signature Total number of pages including cover after, attachments, and documents: 8			
Name of Person Signing	0 should be faxed to (511) 273-0140, or realised to:		

PAGE 2/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (mm-ss):01-32

Patents and Patent Applications

Issued Patents

No	o. Serial No.	izsue No.	Patent Title A processor having a hierarchical control register lile and methods for	Filing Date	issue Date
	1 08/528,509	5,900,025		9/12/199 1	5/4/1999
2	2 08/440,993	5,966,529	operand register file An apparatus and method for	5/15/1995	10/12/1999
ŧ	3 08/848,817	5,987,608	reversing bils using a shifter An Apparatus and method for computing the results of a viterbi	4/29/1997	11/16/1999
٠, 4	08/841,415	5,987,638	equation in a single cycle Processor having a scalable uni/muhidimensional and-br-ylrtually/physically addresses	4/22/1997	11/16/1999
5	08/401,411	6,081,880	operand register file	8/9/1995	6/27/2000
ě		6,260,112	Register Memory Linking	3/5/1998	7/10/2001
7			Circuit and method for multiplying and accumulating the sum of two		
•	09/285,417	6,523,055	products in a single cycle	1/20/1099	2/18/2009
8	09/467,939	6,622,154	Alternate Sooth Partial Product Generation for a Hardware Multiplier	12/21/1999	9/16/2003
9	09/847,849	6,687,773	Bridge For Coupling Digital signal Processor To On-Chip Bus As Master Efficient Memory Management Mechanism for Digital Signal Processor and Method of Operation	4/30/2001	2/3/2004
10	09/993,431	6,715,038	Theteof	11/5/2001	3/30/2004
11	09/847,860	6,789,163	Using AMBA For Signal Processor Gore Integration Changing Instruction Order By	4/30/2001	9/7/2004
12	10/028,898	6,813,704	Reassigning Only Tags in Order Tag Field in instruction Queue	12/20/2001	11/2/2004
			A Method For Memory Sharing And Self-Modifying Code Handling in A		
13	10/007,555	6,871,247	Harvard Architecture DSP Instruction Fuelon For Digital Signal	11/8/2001	3/22/2005
14	09/924,178	6,889,318	Processor Distributed Result System for High-	8/7/2001	E/8/2005
15	10/510,234	6,922,760	Performance Wide-Issue Superscalar Processor Asynchronous Date Structure for Storing Data Generated by a DSP	12/5/2002	7/28/2005
16	10/701,775	6,956,788	System	11/5/2005	10/18/2005
		-,,,,,,,,	Integrated Circuit Containing Multiple		· · · · · · · · · · · · · · · · · · ·
17	09/975,677	6,959,976	Digital Signal Processors	10/11/2001	10/25/2005

PAGE 3/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (m

No	o. Serial No.	lasue No.	Patent Title System and Method for Extracting Instruction Boundaries in a Fetched	Filing Date	lasue Date
1.	8 09/972,404	6,981,844	Increasing DSP Efficiency.by	10/5/2001	11/1/2005
11	9 09/901,455	6,963,961	Independent Issuance of Store Address and Data Circuit and Method for Improving Instruction Fetch Time from a Cache	7/9/2001	11/8/2005
20	10/277,341	6,668,430	Mamory Device	10/22/2002	11/22/2005
21	10/408,387	6,973,630	System and Method for Reference- Modeling a Processor Pipeline Stall Reduction in Wide Isaue Processor by Providing Mispredict PO Queue and Staging	4/7/2003	12/6/2005
22	10/047,515	6,978,156	Registers to Track Branch Instructions in Pipeline	10/25/2001	12/18/2005
Pate	nt Application	ns .			
No.	Serial No.	Issua No.	Patent Title Mechanism and Method For Conditionally Executing Instructions	Filing Date	Issue Date
	C9/993,114		and Digital Signal Frocessor Incorporating The Same Mechanism And Method For Reducing Pipaline Stalla Batween	11/8/2001	
2	v	7,013,882	Nested Calls and Digital Signal Processor incorporating The Same Pipelined Multiply Accemulate Unit and Out-Cir-Order Compilation Logic For A Superscalar Digital Signal	11/2/2001	8/14/2006
3	10/007,498		Processor And Method Of Operation Thereof	11/13/2001	
			Machanism for Resource Allocation in a Digital Signal Processor and		
4	10/066,147		Method of Operation Thereof A Method For Instruction Prefetch in A Four-Way Superscalar Harvard Architecture DSP With A Small	10/26/2001	
5	10/066,150		Direct-Mapped instruction Cache System and Method for Conditionally Executing Software Program	10/26/2001	
6	10/231,948		Instructions System and Method for Simultaneously Executing Multiple	8/30/2002	
7	10/256,410	7,020,765	Conditional Execution Instruction Groups	9/27/2002	3/26/2008
a	10/256,864		System And Method For Conditionally Executing An Instruction Dependent On A Previously Edding Condition System and Method For Sejectively Updating Pointers Used in	9/27/2002	
9	10/282,414		Conditionally Executed Load/Store With Update instructions	9/30/2002	

No	. Serial No.	Issue No.	Patent Title	Filing Date	issue Date
1€	10/277,389		System, Circuit, and Method for Adjusting Prefetch Instruction Rate	10/22/2002	
11			In-Circuit Emulation Debugger and Method of Operation Thereof Processor Having a Unified Register File with Multipurpose Registers for Storing Address and Date Register Values, and Associated Register	10/24/2002	
12	10/299,532		Mapping Melhod Method for Grouping Non-	11/18/2002	
18	10/303,610		Internétible Instructions Prior to Handling an Interrupt Request System and Method for Evaluating and Efficiently Executing Conditional	11/25/2002	
14	10/396,265		instructions System and Method For Electrical Power Management In a Data Processing System Using Registers	9/25/2003	
15	10/429,581	7,028,197	To Relicat Current Operating Conditions System and Method For Cooperative Operation Of A Processor And	4/22/2003	4/11/2008
18	10/437,486		Coprocessor Data Processing Systems including High-Performance Buses and interfaces, and Associated	5/14/2008	
17	10/603,303	7,051,148	Communication Methods	6/25/2009	5/23/2008
18	10/613,128		Processor and Method for Convolutional Decoding Hardware Looping Mechanism and Method for Efficient Exegution of	7/3/2003	
10	10/844,941	•	Discontinuity instructions Feur leads Quad Land/Store Multiply- Accumulate Unit for a Digital Signal	5/13/2004	
20	11/008,102		Processor and Method of Operation Thereof Single-Issue Digital Signal Processor Architecture Having Backwards-	12/7/2004	
21	11/081,424		Compatible instruction Set and Method of Operation Thereof Digital Signal PROCESSOR HAVING INVERSE DISCRETE	3/16/2005	
			COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARTHMETIC		
22	11/083,575		MULTIPLY/ACCUMULATE UNIT THEREFOR DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARTITIMETIC	3/18/2005	
23	11/053,646		MULTIPLY/ACCUMULATE UNIT THEREFOR	3/18/2005	

No.	Serial No.	lesue No.	Patent Title	Filing Date	lesue Date
24	11/128,740		System and Method for Reducing the Addressable Memory Required to Execute a Computer Program Branch Predictor For A Processor	5/13/2005	
25	11/222,553		And Method Of Predicting A Conditional Branch Processor Implementing Conditional Execution and including a Serial	9/9/2005	
26	11/246,595		Queue System and Method for Simultaneously Executing Multiple Conditional Execution Instruction	10/7/2005	
27	11/273,079		Groupe	11/14/2005	
28	LSI Docket # 05-1230		Floating point date formal for fast execution on fixed point processors		
29	LSI Docket # 05-1990		A Processor independent Cache Managament Mechanism Floating Point Hardware Accelerator- Coprocessor for Fixed-Point		
30	LSI Docket # 05-2212		Processors based on the ZSP Fast Floating Point Format (ZSPFF)		

ASSIGNMENT OF PATENT

For good and valuable consideration, the receipt of which is buyby acknowledged, each of LSI LOGIC CORPORATION, a Delaware companion ("LSI Logic"), having offices at 1621 Barber Lene, Milpitas, CA 9505 and LSI LOGIC HK ROLLDINGS, an exampted company with itmined liability under the laws of Cayman Islands and a wholly-owned sobsidiary of LSI Logic Corporation (together with LSI Logic, the "Assignors"), the smalling address of which is PO 80x 103407, Harbour Plano, 46 Histor, foce shortby sell, assign and transfer and agrees to sell, assign and transfer and express to sell, assign and transfer and express to sell, assign and transfer unto VEREBULICON HOLDINGS (CAYMAN ISLANDS) CO., LTD.; an excenpied company with limited hability under the laws of the Cayman Islands ("Assignor"), lawing offices at 4699 Old Ironides Dolve, Suite 270, Santa Clurt, CA 95034, or its designoce, all of unch Assignor's light, this and interest in and to the following Parent Applications, Letters Parent and any releases and continuations thereoft

U.S. Patent or Filing Date
Application No. Inventor

Description

and in all counterparts of the foregoing patents filed or issued in foreign countries, as to which such Assignor agrees to furnish and to execute on a country-by-country basis specific Assignments as requested by Assignee or any such designoe.

Each of the Assignors covenants that it is the sole owner and satignes and holder of record title to the aboveidentified United States Letters Patent (and foreign counterparts thereby), as applicable, by virtue of assignments as to the U.S. filed patents and applications providurally exceeded and recorded in the United States Patent and Trademark Office and that it has full power to make the present assignment.

Each of the Assignors further sells, assigns, transfers and conveys on to Assignee the entire right, title and interest in and to any and all causes of action and rights or recovery fee past infringement of the applicable Letters Patent breein assigner.

Each of the Assignors also hereby authorizes, as applicable, the Commissioner of Patents to issue say and all Letters Patent which may be granted-upon any of the patent applications hereia referenced to Assignos, as the assignos to the entire intrest thereis.

	LSI LOGIC CORPORATION
	By:
	Title:
	LSI LOCIC HK HOLDINGS
	Ву:
	Title:
ATTEST:	
Ву:	
Title:	

PAGE 7/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (mim-ss):01-32

LSI LOGIC CORPORATION

THE EXPLOSED

USE LOGIC HIX HOLDINGS

BX SAYON SIVE

ATTEST:
By Beeky a. Apella
Tille: Executive asintant

Assignment of Patent

CERTIFICATION

STATE OF Calfornia,

\ze.

Beaky a. abella

My Commission expires Que 15 300 9



Assignment of Patent